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1. Introduction
For some applications, designers must implement an ANN model over different 
platforms to meet performance, cost or power constrains, a process still more 
painful when several hardware implementations have to be evaluated. Continuous 
advances in VLSI technologies, computer architecture and software development 
make it difficult to find the adequate implementation platform. HANNA (Hardware 
ANN Architect), is a tool designed to automate the generation of hardware 
prototypes of MLP-like neural networks over FPGA devices. Coupled with 
traditional Matlab/Simulink environments the model can be synthesized, 
downloaded to the FPGA and co-simulated with the software version to trade off 
area, speed and precision requirements. 
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2. Software/Hardware prototyping
System GeneratorTM for DSP (Xilinx Inc.), a plug-in to the Simulink® environment 
(The Mathworks Inc.) designed to develop high-performance DSP systems for 
FPGAs. Advantages are:










































































































































































































































































Hardware-ANN implementation of the XOR function
and comparation with the software ANN implementation






















































































HANNA is a tool for hardware prototyping of MLP-like ANNs over programmable 
devices. The benefits offered by system level design tools, like the suite 
Matlab/Simulink/SystemGenerator that allows targeting multiple implementation 
platforms, can be further extended with tools like HANNA in case of FPGA 
prototyping, allowing a high level (neuron level) description of the ANN, instead of 
the standard lower-level RTL description of the network. The tool and our design 
methodology have been validated through two examples, resulting in hardware 
design times reduced to minutes and acceptable performance over current FPGA 
devices.
Future work involves increasing the capabilities of HANNA by including learning 
mechanisms, a microprocessor-based network controller for sophisticated 
execution schemes, and taking advantage of FPGAs dynamic reconfiguration 
features for on-line network evolution. HANNA is available upon request for non-
profit research institutions and organizations.
5. Results for XOR and speaker recognition applications1.
3. HANNA capabilities
HANNA is a set of Matlab scripts, 
primitives templates and a GUI. 
Starting from user’s specifications 
and proper templates, VHDL for the 
net, control and neuron blocks is 
generated. After network generation, 
a Simulink model file is created which 
contains the network architecture, 
and a second file with same name 
and sufix _vars is generated to store 
workspace and general configuration 
parameters. The model generated 
includes a synthesis block configured 
for the custom tools and hardware 
available for circuit implementation, 














Fig.3. (a) Standard neuron transfer function for MLPs, (b) Neuron architecture, defined as highly parametrizable VHDL.
Fig.4. Net Architecture. (a) Net block (bottom) and vhdl synthesis block (top), (b) neuron layers 




Fig.1. Net Architecture (right.
• high-level schematic flow, 
• powerful Matlab visualization tools 
for test-benches, 
• successive refined software 
versions developed with reduced 
additional effort, each one 
introducing more hardware friendly 
characteristics, to observe the 
effect of latency, quantization, etc. 
• hardware in the loop capability. 
Hardware version of the ANN can 
be developed and validated against 
the previous versions. 
As an example, Figure 1 
demonstrate implementation and 
co-simulation of three different 
versions of the XOR function: using 
the standard logical operator 
(green), a software full-precision 




However, using System Generator blockset, the hardware model has to be defined 
at the RTL, which requires certain knowledge of digital and logic design and the 
effort of generating a detailed description of the ANN algorithm. HANNA is 
intended to automatically generate a synthesizable System Generator description 
starting from just a high level definition of the network. It takes then minutes to 
have the hardware version downloaded and working on a FPGA prototyping 
board. Moreover, software and hardware outputs can be simultaneously verified 
with the same, unique, test bench.
Fig.2. HANNA GUI showing some network parameters.
1Individually differentiating every member in a group of 11 spanish speakers. 
Results showed 500x/800x performance boost over Matlab (P4 3.2GHz, 2GB RAM).
